 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC * The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40240B buffers Octal inverting buffers with 3-state outputs Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Octal inverting buffers with 3-state outputs DESCRIPTION The HEF40240B is an octal inverting buffer with 3-state outputs. It features output stages with high current output capability suitable for driving highly capacitive loads. The 3-state outputs are controlled by the output enable inputs EOA and EOB. A HIGH on EO causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity. Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times. The HEF40240B is pin and functionally compatible with the TTL `240' device. HEF40240B buffers Fig.2 Pinning diagram. HEF40240BP(N): 20-lead DIL; plastic (SOT146-1) HEF40240BD(F): 20-lead DIL; ceramic (cerdip) (SOT152) HEF40240BT(D): 20-lead SO; plastic (SOT163-1) ( ): Package Designator North America PINNING IA1 to IA4 IB1 to IB4 OA1 to OA4 OB1 to OB4 EOA, EOB inputs inputs bus outputs bus outputs output enable inputs (active LOW) FAMILY DATA, IDD LIMITS category buffers Fig.1 Functional diagram. See Family Specifications January 1995 2 Philips Semiconductors Product specification Octal inverting buffers with 3-state outputs TRUTH TABLE INPUTS In H L X Notes EO L L H HEF40240B buffers OUTPUT On L H Z Fig.3 Logic diagram (one buffer). 1. H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage) X = state is immaterial Z = high impedance off state RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134) See Family Specifications except for: D.C. current into any input D.C. source or sink current into any output D.C. current into the supply terminals DC CHARACTERISTICS VSS = 0 V VDD PARAMETER V Output current HIGH Output current HIGH Output current LOW Hysteresis voltage (any input) 5 10 15 5 10 15 5 10 15 5 10 15 V 3,6 8,4 13,2 4,6 9,5 13,5 - - - - - - V - - - - - - -IOH -IOH -IOH -IOH -IOH -IOH VOH VOL SYMBOL -40 MIN. 9,3 14,4 19,5 0,75 1,85 14,5 2,9 9,5 30,0 - - - TYP. - - - - - - - - - - - - Tamb (C) +25 MIN. 10,0 15,0 20,0 0,6 1,5 15,0 2,3 7,6 25,0 - - - TYP. 24,0 46,0 62,0 1,2 3,0 50,0 5,4 17,0 45,0 220,0 250,0 320,0 MIN. 10,7 15,0 19,8 0,45 1,1 15,5 1,75 5,50 19,0 - - - +85 TYP. - - - - - - - - - - - mA mA mA mA mA mA mA mA mA mV mV mV UNIT II IO I max. max. max. 10 mA 25 mA 100 mA 0,4 IOL 0,5 IOL 1,5 IOL - - - VH VH VH January 1995 3 Philips Semiconductors Product specification Octal inverting buffers with 3-state outputs HEF40240B buffers (1) P-channel MOS transistor conducting. (2) P-channel MOS transistor and bipolar n-p-n transistor conducting. Fig.4 Typical output source current characteristic. Fig.5 Schematic diagram of output stage. AC CHARACTERISTICS VSS = 0 V; Tamb = 25 C; input transition times 20 ns ALL BUFFERS SWITCHING Dynamic power dissipation per package (P) VDD V 5 10 15 TYPICAL FORMULA FOR P (W) 4 250 fi + (foCL) x VDD2 17 000 fi + (foCL) x VDD 46 000 fi + (foCL) x VDD 2 2 where fi = input freq. (MHz) fo = output freq. (MHz) CL = load capacitance (pF) (foCL) = sum of outputs VDD = supply voltage (V) January 1995 4 Philips Semiconductors Product specification Octal inverting buffers with 3-state outputs AC CHARACTERISTICS VSS = 0 V; Tamb = 25 C; CL = 50 pF; input transition times 20 ns PARAMETER Propagation delays IAn/Bn OAn/Bn HIGH to LOW IAn/Bn OAn/Bn LOW to HIGH Output transition times HIGH to LOW LOW to HIGH 3-state propagation delays Output disable times EO OAn/Bn HIGH 5 10 15 5 LOW Output enable times EO OAn/Bn HIGH 5 10 15 5 LOW 10 15 tPZL tPZH 80 35 30 90 40 30 160 70 60 180 80 60 ns ns ns ns ns ns 10 15 tPLZ tPHZ 70 35 30 75 40 30 140 70 60 150 80 60 ns ns ns ns ns ns 5 10 15 5 10 15 5 10 15 5 10 15 tTLH tTHL tPLH tPHL 95 40 30 85 40 30 40 20 15 30 20 15 190 80 60 170 80 60 80 40 30 60 40 30 ns ns ns ns ns ns ns ns ns ns ns ns see Fig.6 VDD V SYMBOL MIN. TYP. MAX. UNIT HEF40240B buffers TYPICAL EXTRAPOLATION FORMULA 83 ns + (0,24 ns/pF) CL 35 ns + (0,10 ns/pF) CL 26 ns + (0,07 ns/pF) CL 82 ns + (0,06 ns/pF) CL 38 ns + (0,03 ns/pF) CL 29 ns + (0,02 ns/pF) CL January 1995 5 Philips Semiconductors Product specification Octal inverting buffers with 3-state outputs HEF40240B buffers tTLH - - - - tTHL Fig.6 Output transition times as a function of the load capacitance. January 1995 6 |
Price & Availability of HEF40240
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |